Abstract-This paper presents a dc-coupled 900-MHz ISM band RF front-end for a short-range wireless receiver. The front-end, fabricated in a 0.5-m CMOS process, is intended as a test vehicle to verify the proposed dc-coupled topology. In this topology, a lowfrequency feedback circuit suppresses the dc offset and low-frequency noise at the mixer output. The dc-coupled topology is compared with traditional ac coupling. We show that there is a tradeoff between bandwidth and midband loss in a fully integrated ac-coupled system. The proposed dc-coupling technique does not impose this tradeoff. The dc-coupled topology was verified via simulation and measurements from the test vehicle.
I. INTRODUCTION
T HE demand for low-cost wireless systems has soared in the recent past. There is a rapidly growing market for lowpower short-range wireless systems for alarm systems, sensors, and controls. Because of their limited range and low data rates, these short-range systems often operate in the ISM bands. There is a tradeoff among antenna size, power consumption, and design feasibility that depends on the frequency of operation. The 900-MHz ISM band was selected for this work as a compromise among these parameters.
With the rapid evolution of feature sizes in CMOS processes, it is increasingly possible to integrate complete RF wireless systems on a single chip. In this paper, a 900-MHz ISM band RF front-end design for a short-range wireless receiver, implemented in a 0.5-m CMOS process, is described. This paper introduces a new interstage coupling technique for the IF sections [3] , [4] . Fig. 1 shows a block diagram of a typical RF front-end. Typical gain requirements for these systems from the antenna to the baseband are approximately 100 dB, with the majority of this gain realized in the IF stage because of its lower frequency and lower Q requirements. However, due to the extremely large gain, the IF stages can easily saturate due to offset and low-frequency noise. To circumvent this problem, ac-coupling is typically used between stages. This method of interstage coupling has several disadvantages in a fully integrated design. In this paper, an alternate direct coupling technique that avoids some of these problems is described.
II. INTERSTAGE COUPLING

A. AC Coupling
The typical input sensitivity levels for wireless systems vary between 70 dBm for Bluetooth [5] to 120 dBm or lower for first-tier wireless systems. Typical signal levels at the baseband are in the 0-5-dBm range. If the combined LNA/mixer gain is on the order of 20 dB, then the IF amplifier has to provide between 55 and 100 dB of power gain. This level of gain is usually realized using multiple stages. However, the dc bias levels of these stages may not be identical and offsets and low-frequency noise can easily saturate the amplifier. Therefore, these stages are usually ac-coupled as shown in Fig. 2 . This figure shows the output of one stage ( ) being connected via the coupling capacitor to the input of the next stage (
). The input to the next stage is connected to an appropriate dc bias level using the large bias resistor . The small-signal model for this circuit is shown in Fig. 3 . Here, is the output impedance of stage 1, is the total parasitic capacitances at the output node of stage 1 ( ), and is the total parasitic capacitance at the input of stage 2. The parasitic capacitance is the sum of capacitance at the drain of due to and the left-hand side parasitic of the coupling capacitor . In a similar manner, is the sum of of , the parasitic due to and the right-hand side parasitic of . The voltage transfer function from to is given by (1), shown at the bottom of the next page, and is plotted in Fig. 4 . If and , then , and the midband gain ( ) can be approximated by
and (4), shown at the bottom of the next page. Problems With AC-Coupling: AC-coupling is a viable method for interstage signal transfer and has been used extensively for a number of years. In a discrete design environment, the parasitics associated with these components is negligible and this method of interstage signal transfer is appropriate. On the other hand, in an integrated environment, particularly in CMOS, there are a number of disadvantages to ac-coupling. In particular:
• Chip area: to minimize midband loss and to reduce , the values for and can be quite large. values can be in the few hundred k range and can be as large as 100 pF. Because of the high gain requirement, the IF amplifier is usually realized as a number of such coupling stages. Therefore, the overall area impact can be quite large.
• Optimizing AC-Coupling: As a general rule, the designer wishes to minimize midband loss and maximize signal bandwidth. To reduce midband loss, the bias resistor should be much larger than and should be much larger than . Unfortunately, both and have parasitic capacitances associated with them that are generally proportional to the values of these components. The coupling capacitor has a parasitic bottom plate and a parasitic top-plate capacitor. The bottom plate parasitic capacitance can be between 10%-30% of the value of the coupling capacitor and is generally significantly larger than the top-plate parasitic capacitance. From (3), it can be seen that is a function of the sum of and ; therefore, placing the bottom plate of on the left or right has no impact on . To maximize bandwidth the designer just needs to minimize both these capacitors. Equation (4) shows that the midband gain is only a function of and not of . Therefore, the optimal orientation for is with its bottom plate to the left as shown in Fig. 2 . When multiple identical ac-coupled stages are cascaded, the system bandwidth is less than that of a single stage. The following equations:
(5) (6) give the lower and upper effective pole locations ( and , respectively) of a system of identical stages in terms of the corresponding pole locations of a single stage ( and ) . This decrease in bandwidth due to cascading requires that the bandwidth of each stage of ac-coupling be larger than that required by the overall system, increasing the difficulty of designing such coupling circuits. By a proper choice of the bias resistance and coupling capacitance, the designer can optimize the transfer function of a stage of ac-coupling. The major specifications to be optimized are the midband loss, the coupling bandwidth, the parasitic capacitance to be driven, and the area consumed.
The parasitic capacitance associated with the coupling capacitor and bias resistor are generally proportional to the values of these components. In the following analysis, the constants of proportionality will be denoted by (the parasitic capacitance on the left per farad of coupling capacitance), (the parasitic capacitance on the right per farad of coupling capacitance) ,and (the parasitic capacitance per of bias resistance).
The ratio of the low-pass pole and high-pass pole of a single stage, for a given high-pass pole and load resistance, is given by
The bandwidth is reduced by parasitic capacitance; therefore, to maximize the bandwidth one should minimize the parasitic capacitance. An approximation of the parasitic capacitance to be driven by a single stage is given by (8) For a given high-pass pole (and therefore a given product), there is an optimal value of bias resistance that minimizes the parasitic capacitance and therefore maximizes the bandwidth. This optimum occurs due to the tradeoff between the parasitic capacitance of the bias resistor and that of the coupling capacitor. The bias resistance that minimizes the parasitic capacitance is given by (9) The corresponding maximum value for the single-stage lowpass pole is given by (10) and the minimum parasitic capacitance of a single stage is given by
The coupling gain of a single stage is given in by (12)
It can be seen that the coupling gain is independent of the parasitic capacitance on the left, but depends on the relationship between and . There is a tradeoff between increasing the ratio of to and increasing the parasitic capacitance on the right. An approximation of the bias resistance which leads to the minimum loss is given by (13) and an approximation of the maximum coupling gain is given by (14)
It should be noted that the bias resistance that gives the maximum bandwidth and minimum parasitic capacitance is not equal to the bias resistance that leads to minimum loss. There is therefore a tradeoff between bandwidth and loss when ac-coupling is used.
Coupling Capacitors and Bias Resistors: CMOS is attractive for RF design primarily because of its low cost and the possibility of integrating high-performance digital signal processing on the same die. Table I shows the capacitance per unit area and the ratio of the bottom-plate parasitic to coupling capacitor for a number of processes. Note that the capacitance per unit area increases as more layers are utilized, but so does the parasitic capacitance per unit area.
In general, the bias resistor can be realized in many forms, for example, a triode MOSFET, polysilicon (with silicide-block), well, metal, or diffusion. A typical size for the IF stage load resistor ( ) is a few kiloohms (k ). Therefore, to minimize midband loss, the bias resistor should be larger than a few hundred k . For these resistances, a triode MOSFET, silicide-block polysilicon, or well resistor is most appropriate. The triode MOSFET is difficult to bias and can be extremely nonlinear and as such is not used extensively. For large resistance values, the distributed nature of the bias resistor and the associated parasitic capacitance should be considered. As shown in Fig. 5 , the distributed resistor-capacitor can be approximated to first order by the lumped element circuit shown on the right-hand side of this figure. Higher order approximations can also be developed for increased accuracy [8] .
An example of optimum ac-coupling in the TSMC 0.25-m process is given below. A coupling capacitor using the top four metal layers and an N-well bias resistor were chosen to optimize the tradeoff between minimum area and minimum parasitic capacitance. The distributed model shown in (bottom plate parasitic on right). For this example, it was arbitrarily decided that seven identical stages with an output impedance of 10 k would be used and that the high-pass pole of the system would be at 500 kHz.
A plot of the calculated low-pass pole of a single ac-coupled stage versus the value of the bias resistor (subject to the constraints given above) is shown in Fig. 6 . The optimum bias resistance and associated pole location [from (9) and (10)] are also shown. With seven stages, (5) shows that the system low-pass pole is limited to around 40 MHz. Fig. 7 shows the midband loss of a single stage versus the bias resistance and the optimum bias resistance and associated loss [from (12) and (13)]. The loss through seven stages due to ac-coupling is at least 1.8 dB (with the bottom plate on the left) or 8.0 dB (with the bottom plate on the right). Finally, a plot of the parasitic capacitance due to the coupling capacitor and the bias resistor and the total parasitic capacitance versus bias resistance is shown in Fig. 8 . The optimum bias resistance and the associated parasitic capacitance (8) are marked.
These plots clearly show that there are optimal bias resistances from consideration of both bandwidth and loss and that these optima are not equal. The designer therefore must make a tradeoff between midband loss and bandwidth. This tradeoff is a major disadvantage of ac-coupling in integrated systems.
B. Direct Coupling
In this paper, a new direct-coupled signal transfer technique is developed that is particularly suitable for integrated IF stages. The technique is best illustrated using the block diagram shown in Fig. 9 . In this figure, is the normal forward path and is an additional feedback path that is introduced to suppress lowfrequency noise and offsets. This technique, though introduced previously [7] , has not been analyzed and optimized as done here.
The output voltage as a function of the input voltage and is given by (17)
It will be temporarily assumed that is zero. With the further assumption that and that , it can be shown that the transfer function is given by (18) This is shown in Fig. 10 . If , , and , then the midband gain is equal to , , and . Note that, unlike ac-coupling, with direct coupling there is no relationship between the midband gain and the high-pass pole of the system. Additionally, the forward bandwidth is not affected by the feedback poles. The only impact on the forward path for frequencies greater than is limited to the loading due to the input of . This loading can be made extremely small. The gain at dc is approximately given by . Therefore, any offset or low-frequency noise is amplified by and not by . By an appropriate choice of , the noise and offset can be made to have little impact on the output.
The variable , which was previously neglected, was introduced in Fig. 9 to model the impact of offset and noise that is contributed by the feedback stage. If it is again assumed that and that then the transfer function can be shown to be given by (19) Note that the noise and offset from at low frequency drops off at 20 dB per decade after and at 40 dB per decade after . Therefore, the impact of noise and offset from the feedback circuit in the midband region is minimal. It is possible to further reduce its impact in the actual circuit design, as will be shown in the next section.
In general, the forward path is likely to have multiple poles. Recall that the IF amplifier has to have extremely large gain and as such is realized using a number of stages. Let it be assumed that the forward path of the IF amplifier is realized using identical stages. The transfer function for the forward path can then be written as shown by (20) Note that this has no impact on any signal below and that only the definition of (the 3 dB frequency) has changed. The 3 dB frequency is now given by dB (21) where is the number of stages and is the 3-dB bandwidth per stage.
For the system to be stable the phase contributed by the low-pass poles at is constrained. The loop unity gain frequency is given by . Therefore, from stability considerations, the following equation has to hold: (22) where is the phase margin. Equation (22) can be reformulated in the form shown by (23) The unity gain frequency of the feedback path is given by (24) Therefore, for , (23) suggests that the unity gain frequency of the feedback path has to be lower than the right-hand side of this equation.
This constraint can be quite restrictive if the forward path gain is large and has a number of stages. For example, assume that the forward gain is 80 dB and is implemented using five identical stages. Additionally, let the pole frequencies of each individual forward stage be equal to 5 MHz and the desired phase margin be equal to 60 . Under these conditions, the unity gain frequency for the feedback path must be less than 223 Hz. The unity gain frequency for a transconductance amplifier is given by . Therefore, one can either make the capacitance very large or make the transconductance extremely small.
One method to circumvent this problem is to make the feedback more local, that is, to apply feedback around fewer stages as shown in Fig. 11 . The desired unity gain frequency for each of the individual stages is now less restrictive.
III. A DC-COUPLED RF FRONT-END
To verify the viability of the proposed dc-coupling technique, a complete 900-MHz receiver front-end for a short-range wireless telemetry system was implemented. The RF receiver front-end (LNA, mixer, and local oscillator) is followed by a dc-coupled IF stage. The final circuit was fabricated in the HP 0.5-m CMOS process. An RF balun is used externally to convert the single-ended signal to fully differential signals to drive the LNA. The mixer outputs, at the 10-MHz IF frequency, are connected to the IF amplifier inputs. The amplified IF signals are fed to the -low-pass filter as feedback and is also connected to a buffer for measurements purposes. The outputs of the -low-pass filter is subtracted from the outputs of the mixer in order to suppress dc offsets and low-frequency noise. Fig. 12 shows a simplified schematic for the LNA, mixer, and gm-compensation circuit. This design uses a common-gate LNA to reduce circuit complexity and for ease of matching [1] , [9] . The differential RF inputs are applied to the sources of the LNA input transistors and . is a current mirror used for bias purposes. and act as RF chokes and and are used to tune out the source capacitance of transistors and . The measured power gain for the LNA is 21 dB and the maximum noise figure is 3.5 dB.
A. LNA, Mixer, and Compensation Circuit
The mixer design consists of the fully balanced Gilbert cell with connected loads ( and ) in combination with feedback cancellation circuitry [2] . Active loads provide linear transfer of signals in current mode and also form the load of the dc-feedback network used in the IF section of the design. The low-frequency amplified output from the IF amplifier is fed back via a low-pass -filter stage to transistors and in Fig. 12 . The feedback signal was added to ensure that the two outputs are maintained at the same dc-level, while also suppressing low-frequency noise and offset effects [2] - [4] . The mixer RF inputs are directly connected to the outputs of the LNA. The mixer conversion gain is given by (25) Fig. 11 . Use of local feedback to reduce constraints on feedback path. 
B. IF Section
Because of the limited frequency selectivity requirements, a separate channel select filter is not used between the mixer and the IF amplifier. Instead, this design relies on the selectivity caused by the bandpass characteristics of the IF amplifiers. The proposed wireless telemetry receiver uses a 10-MHz IF frequency and 900-MHz RF frequency; therefore, the RF components at the output of the mixer can be suppressed sufficiently by the low-pass characteristic of the IF amplifier. The low-frequency content at the output of the IF amplifier is fed back through a -filter to the mixer in order to cancel dc offset and flicker noise. This gives the IF amplifier a bandpass frequency response as is desired. The IF amplifier section has a gain of 35 dB and a 3-dB low-pass pole at 10 MHz.
The operation of the dc-coupled low-frequency feedback stage is best understood with the help of Fig. 13 . The output of the mixer is applied to the IF amplifier stage and the output of the IF amplifier is provided to the baseband circuit and to the inputs of the -filter stage. The outputs of the -low-pass filter are then connected to the gates of and in the mixer in Fig. 12 . The IF amplifier which follows the mixer has a wide common-mode input range such that small variations in of the mixer do not degrade the receiver sensitivity. However, differential dc errors at the output of the mixer will degrade the sensitivity because of the high gain of the differential IF amplifier. In the worst case, these dc errors can saturate the receiver such that no signal can be detected [2] . Feedback is included to ensure that the differential dc voltage at the output of the mixer is very close to zero. This feedback system senses the low-frequency components at the output of the IF amplifier and adjusts the current through and in the mixer. The low-frequency feedback causes the effective frequency response of the cascaded mixer and IF amplifier to have a bandpass characteristic. Since the current noise contributed by and is not band-limited, the sizes of and in Fig. 13 were made much smaller than those of the mixer loads ( and ) . In this manner, the compensation circuit in Fig. 13 has little impact on normal mixer performance. 
Stability Issues:
The overall open-loop transfer function is given by (26) where is the IF amplifier low-frequency gain, is the -filter low-frequency gain and is the low-frequency gain of the low-frequency feedback path. Additionally, is the pole frequency of the IF amplifier, is the pole frequency of the -filter, and is the pole frequency of the low-frequency feedback path. Of these, the pole frequency of -is lowest by a few orders of magnitude. The other pole frequencies are necessarily above the if frequency. To ensure stability the output load capacitance of the -filter stage should satisfy the constraints given by (27) Here refers to the second lowest pole location. is a value between 2-5 and is a function of the phase margin requirements and the number of parasitic poles as shown in (24). For the low-frequency feedback, only the main pole of thefilter can be adjusted to meet the stability criteria. The minimum -pole frequency is bounded by the filter capacitor size and the lowest obtainable transconductance of the -cell. From (27), it is possible to see that both capacitance size and total power can be minimized by selecting a small value for the transconductance of the -filter. However, too small a value, achieved using a small bias current, reduces the maximum offset that can be cancelled. For our design, the 3-dB pole frequency of the -filter is at 1.2 Hz and the dc gain is around 75 dB [2] . The unity gain frequency is about 6.9 kHz. As the IF frequency for this design is 10 MHz, the difference in the pole frequencies is large, ensuring stability.
Offset Issues: The maximum dc offset that can be cancelled is bounded by a number of factors. However, the most constraining bound is imposed by the amount of current flowing through transistors and in Fig. 13 and is shown as (28) where is the tail current connected to the sources of transistors and in Fig. 13 . Therefore, the maximum offset voltage that can be accommodated can be increased by increasing . However, increasing this tail current also increases the current noise contribution from the low-frequency feedback path.
C. System Results
The overall RF front-end was simulated to evaluate its performance and to validate the low-frequency feedback cancellation topology. Fig. 14(a) shows the IF signals at the mixer output with 3-mV dc offset, which was added to the simulation to exercise the dc offset cancellation circuit. These two signals, and , are supplied to the IF amplifier. These dc pffsets are much larger than the received IF signals and saturate the IF amplifier due to its high gain. Fig. 14(b) shows the IF output signals at the IF amplifier, both with and without the dc offset cancellation circuit. The IF stages saturate without dc offset cancellation, as shown in Fig. 14(b) , but operate linearly with the low-frequency feedback loop. In our prototype chip, the low-frequency feedback circuit can be externally enabled or disabled by supplying or removing its bias current. Fig. 15 shows the measured IF outputs with the low-frequency feedback disabled. These two IF output signals are similar to the simulation results in Fig. 14(b) . Fig. 16 shows the measured IF output signals at the IF amplifiers with the feedback enabled. The measured IF signals are in agreement with the simulated signals. These results show the overall RF front-end gain as well as the bandpass filtering characteristic of the IF amplifier. The overall gain of the RF front-end is about 50 dB which represents a 10-dB gain in the LNA, a 3-dB conversion loss in the mixer, and a 35-dB gain in the IF amplifier. The overall power consumption of the front-end is less than 10 mW.
IV. CONCLUSION
A dc-coupled topology in which low-frequency feedback is used to remove offset and low-frequency noise was proposed. A method of determining the optimal component values for ac-coupling was also discussed. It was shown that there is a tradeoff between bandwidth and midband loss in a fully integrated ac-coupled system. The proposed dc-coupling technique does not impose this tradeoff, allowing the designer to choose the bandwidth of the system while maintaining minimum midband loss. Constraints imposed by stability and by the maximum offset that can be compensated were discussed. The dc-coupled topology was evaluated via simulation and measurements of the test vehicle, which is a 900-MHz RF front-end for a wireless telemetry receiver. Offset compensation was performed at the output of the mixer, allowing for a simple implementation.
